

PHILIPS

P850/P855/P860 Reference Data

Second draft



data systems

P850/P855/P860

Reference Data

Second Draft

PHILIPS

- ORIGINAL -

P850/P855/P860


Reference Data



data systems

<u>Contents</u>	<u>Page</u>
Assembly Language P850 - general format -	1
Assembly Language P855/P860 - general format -	2
Memory Reference Instructions	3
Register/Register instructions	4
Constant instructions (short format)	5
Constant instructions (long format)	6
Shift instructions	7
Input/Output instructions	8
Miscellaneous instructions	9
Addressing Modes - Reference Types	10
File Codes	10
Directives	11
Instruction Set (alphabetical)	12-27
Memory Protection	28
Program Status Word	29
Dedicated Memory Locations	29
Multiplex control words	30
Memory Clear Program	31
Bootstrap P860 (8x8)	31
Bootstrap P855 ASR, PTR (4x4)	33
Backpanel P850 Basic Cabinet	34
P850 CPU card and P850/55/60 CU card	35
Double cards (P855/60 CPU)	36
Control Units Status flip-flops	37
Changing the Device Address	37
CU Status Word configuration	38
Devices and recognized commands: PTR, CR, PTP, PLOT, ASR,LP	39
DIOS and recognized commands	40
Moving Head Disc and recognized commands	41
Cassette Tape and recognized commands	43
Option Card (OPTI)	45
Standard Sequence Interrupt Mask bits	45
Pin Board Cabling	46


[<ident>] [] <mnemonic> [] [] <rl> [<end>], <mode> [, <r2>] [, s]



Load/Store indicator: default value 0 (load), S(store) = 1
 P, A1 - A7, B0 - B7 (reg 0 - reg 15)
 DA = direct, IA = indirect, RA, RR
 P, A1 - A7, B0 - B7 (reg 0 - reg 15)
 space
 TW, AD, SU, I, U, X, IM, etc.
 < > = contains syntactic item
 optional component between []
 label or identifier, 1 or 2 characters, the first must be a letter.

* in operand field represents current value of location counter


1) For details, see P850 User Manual (publication number 5122 991 1453X)



* in operand field represents current value of location counter (except when immediately after mnemonic)

2) For details, see P855/P860 Reference Manual (publication number 5122 991 1835X)

Memory Reference Instructions



Address of a memory word

0 - result of operation in register (L)
 1 - " " " " memory word (S)

Register for address modification (0-15)

Address Mode: 10 = direct (DA)
 11 = indirect (IA)

Register 0 - 15

Operation code

Instruction format


P855/60-P850

- ABI - AB
- AD - AD
- AN - I
- C1 - C1
- C2 - C2
- CC - -
- CFI - CF
- CW - CW
- DA - -
- DS - -
- DV - -
- IM - IM

P855/60-P850

- LC - TC
- LD - TW
- ML - -
- MS - -
- MU - -
- OR - U
- RB - RB
- RF - RF
- SC - TC
- ST - TW
- SU - SU
- XR - X

Register / Register Instructions



0 - result of operation in register (L)
 1 - result of operation in memory (S)

Register for second operand (0-15)

Addressing Mode: 00: operand in R2 (RR)
 01: address of operand in R2 (RA)

Register 0 - 15

Operation code

Instruction format


P855/60 - P850

ABR - AB
 ADR AD
 ANR I
 C1R C1
 C2R C2
 CCR -
 CFR CF
 CWR CW
 DAR -
 DSR -
 DVR -
 ECR EC
 IMR IM

P855/60 - P850

LCR TC
 LDR TW
 MLR -
 MSR -
 MUR -
 ORR U
 RTN RT
 SCR TC
 STR TW
 SUR SU
 TM I
 TNM U
 XRR X

Constant instructions (short format)



8-bit positive constant

Register 0-7



Operation code

Instruction format

P855/60 - P850

AB	BK
ADK	AK
ANK	IK
LDK	LK
ORK	UK
SUK	SK
XRK	XK

nstant Instructions (long format)




P855/60 - P850

ABL	AB
ADKL	AD
ANKL	I
CCK	-
CF	CF
CWK	CW
DAK	-
DSK	-
DVK	-
LDKL	TW
LCK	TC
MLK	-
MUK	-
ORKL	U
SUKL	SU
XRKL	X

Shift Instructions

P855/60 P850



Single


{ Number of shift positions
R2 in normalize instructions (bit 15 n.s.)
00001 if 1 position is shifted

Shift code

Register 0-7

Always 0111

Instruction format





Double

{ Number of shift positions
R2 in normalize instructions (bit 15 n.s.)

Always 000

- DLA -
- DLC -
- DLL -
- DLN -
- DRA -
- DRC -
- DRL -
- DRN -
- SLA -
- SLA1 LA
- SLC -
- SLL -
- SLL1 LL
- SLN -
- SRA -
- SRA1 RA
- SRC -
- SRC1 RC
- SRL -
- SRN -

Miscellaneous instructions



P855/60 P850 *)

.ENB	EN
.HLT	HT
.INH	IH
.LKM	LM
.RIT	RI
.SMD	-

*) Mnemonics are not recognized by the Assembler

Addressing Modes - Reference Types

Mode	MD		R2	Effective Addresses	Meaning
	9	10			
RR	0	0	xxxx	R2	Register-to-register (2nd operand in R2)
RA	0	1	0000	(P)	Long constant. (word following the instruction is a 16-bit operand).
RA	0	1	≠0	(R2)	Address in register (effective address is in R2)
DA	1	0	0000	(q)	Address in next word
DA	1	0	≠0	(q) + (R2)	Indexed address (address in next word is modified by contents of R2).
IA	1	1	0000	[(q)]	Indirect address
IA	1	1	≠0	[(q) + (R2)]	Indirect indexed address

P = instruction counter

q = contents of P (i.e. word after instruction)

R2 = bits 11 -14 of instruction word

() = contents of

[] = indirect addressing.

File codes to be used with standard software

a. P850 ~~Software~~ File codes

- 01 = ASR Keyboard
- 02 = ASR Reader
- 03 = ASR Punch
- 04 = Punched Tape Reader
- 05 = Tape Punch

b. P855/P860 ~~Software~~ File codes - Basic

- 01 = Standard Source Input
- 02 = Standard Listing Output
- 03 = Standard Punch Output
- 04 = Standard Object Input
- 05 = Standard Operator Keyboard
- 06 = ASR Reader
- 07 = ASR Punch
- 08 = Punched Tape Reader
- 09 = Tape Punch
- 0A = Line Printer
- 0B = Card Reader
- 0C = Cassette Tape.

c. P855/P860 File codes - Disc

- 01 = Typewriter
 - 02 = Print unit
 - 03 = Punch unit
 - D4 = /S
 - D5 = /O
 - D6 = /L
- } for DOS
- D7 = System object file
 - D8 = User object file
 - E0 = Control command input
 - E1 = Source input
 - E2 = Object input
 - EF = Typewriter (display only)
 - FO - FF = Disc units

Directives

[<ident>] ⊂ DATA ⊂ <data expression> [, <data expression> , ... ,] (up to 16 words generated)

[<ident>] ⊂ EQU ⊂ <predefined expression>

⊂ IDENT ⊂ <program name>

[<ident>] ⊂ END ⊂ [<predefined expression>] [, <symbol>]

[<ident>] ⊂ RES ⊂ <predefined absolute expression> [, <predefined absolute expression>]

⊂ AØRG ⊂ <predefined absolute expression>

⊂ RØRG ⊂ [<predefined relocatable expression>]

⊂ ENTRY ⊂ <entry point name> [, <entry point name> , ... , <entry point name>]

⊂ EXTRN ⊂ <external name> [, <external name> , ... , <external name>]

⊂ STAB ⊂ [<internal symbol>] [, <internal symbol> , ... , <internal symbol>]

⊂ NLIST ⊂

⊂ LIST ⊂

⊂ EJECT ⊂

⊂ [IFT | IFF] ⊂ <predefined absolute expression> = <predefined absolute expression>

⊂ XIF ⊂

[<ident>] ⊂ CØMN ⊂ <common field definition list>

<ident> ⊂ FØRM ⊂ <field definition> [, <field definition> ... , <field definition>]

[/ <field number list>]

<ident> ⊂ XFØRM ⊂ <FORM defined pseudo-mnemonic> , <field list> .

⊂ GEN ⊂ [A]

⊂ ALIT ⊂ [<predefined expression>] [, R]

<data expression> ::= <expression> | <character string>

<field definition> ::= <field length definition> [= <field value definition>]

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles (6)			remarks
	P85055/60								P850	P855/60		
	m.c.	l.c.							m.c.	l.c.	m.c.	
Absolute branch	AB	ABI	1	0001	10	0	$(M) \rightarrow P$	}	7		3	bits 5-7: condition
						10	$(M+(R2)) \rightarrow P$		7		3	bit 8: n.s.
						11	$((M)) \rightarrow P$		9		4	
						11	$((M+(R2))) \rightarrow P$		9		4	
						0	no branch: $(P)+4 \rightarrow P$		3	1	1	
Absolute conditional branch (with constant)	BK	AB	0	0001	-	n.s.	$K \rightarrow P$	3)	4	1	1	short format
							$(q) \rightarrow P$					
							no branch: $(P)+2 \rightarrow P$		3	1	1	
Absolute conditional branch (with constant)	AB	ABL	1	0001	01	0	$KL \rightarrow P$	}	5	1	2	long format
							no branch: $(P)+2 \rightarrow P$		3	1	1	
Absolute conditional branch to register	AB	ABR	1	0001	00	n.s.	$(R2) \rightarrow P$	}	4	1	1	bits 5-7: condition
						01	$((R2)) \rightarrow P$		5		2	bit 8: n.s.
							no branch: $(P)+2 \rightarrow P$		3	1	1	
Add constant	AK	ADK	0	0010	-	-	$(R3)+K \rightarrow R3$	}	4	1	1	short; R1=1111 system mode
	AD	ADKL	1	0010	01	0	$(R1)+KL \rightarrow R1$		5		2	long
Addition	AD	AD	1	0010	10	0	$(R1)+(M) \rightarrow R1$	}	7		3	R1=1111: system mo
						10	$(R1)+(M) \rightarrow M$		8		4	when L/s bit=1,
						10	$(R1)+(M+(R2)) \rightarrow R1$		7		3	R1 must be $\neq 0$,
						10	$(R1)+(M+(R2)) \rightarrow M$		8		4	
						11	$(R1)+((M)) \rightarrow R1$		9		4	
						11	$(R1)+((M)) \rightarrow M$		10		5	
					11	0	$(R1)+((M+(R2))) \rightarrow R1$	2)	9		4	

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks	
	P850/P855/60								P850	P855/60			
	m.c.	l.c.							m.c.				
Addition: register/register	AD	ADR	1	0010	00	11	$(R1) + ((M + (R2))) \rightarrow M$	2)	10		5	when L/S bit = 1, R1 must be $\neq 0$; R1 = 1111: system mo	
						a.s.	$(R1) + (R2) \rightarrow R1$		4	1	1		
						01	$(R1) + ((R2)) \rightarrow R1$		5		2		
						01	$(R1) + ((R2)) \rightarrow (R2)$		6		3		
Call function	CF	CFI	1	1110	01	1	$(P) \rightarrow (R1), (R1) - 2 \rightarrow R1$	P855/P860				R1 = 1111: System Mo	
							$(PSW) \rightarrow (R1), (R1) - 2 \rightarrow R1$						
							$(CR) \rightarrow (R1), (R1) - 2 \rightarrow R1$						P850
							$(P) \rightarrow (R1), (R1) - 2 \rightarrow R1$						
Call function/constant	CF	CF	1	1110	01	10	$(M) \rightarrow P$	P855/60	3)	13	2	5	if reg. 15 = stack pointer, $> 128_{10} \rightarrow$ overflo if reg. 15 = stack pointer $> 128 \rightarrow$ overflow 10 R1 = 1111: System Mo
						10	$(M + (R2)) \rightarrow P$			13	2	5	
						11	$((M)) \rightarrow P$			15	2	6	
						11	$((M + (R2))) \rightarrow P$			15	2	6	
						01	$(P) \rightarrow (R1), (R1) - 2 \rightarrow R1$			11	2	4	
							$(PSW) \rightarrow R1, (R1) - 2 \rightarrow R1,$						
							$KL \rightarrow P$						
							$(CR) \rightarrow R1, (R1) - 2 \rightarrow R1$						
Call function/register	CF	CFR	1	1110	01	1	$(P) \rightarrow (R1), (R1) - 2 \rightarrow R1$	P855/60				if reg. 15 = stack pointer, 128: stack overflo 10	
							$(PSW) \rightarrow (R1), (R1) - 2 \rightarrow R1$						
							$(CR) \rightarrow (R1), (R1) - 2 \rightarrow R1$						P850
							$KL \rightarrow P$						

name (in alphabetical order)	mnemonic		format	OP-code	mode	L/S (0/1) bit	function	condition register	execution time in cycles			remarks
	P850/P855/60								P850			
	m.e.	l.c.							m.c.	m.c.	m.c.	
							$(P) \rightarrow (R1), (R1) - 2 \rightarrow R1$					
							thei: P850					
					00	1	$(R2) \rightarrow P$	3)	10	3	3	
					01	1	$((R2)) \rightarrow P$		11	2	4	
Compare characters	-	CC	1	1101	10	1	$((R1)_r \div (M)) \frac{1}{r} \rightarrow CR$				4	R1 = 1111: System M
					10	1	$(R1)_r \div (M + (R2)) \frac{1}{r} \rightarrow CR$				4	
					11	1	$(R1)_r \div ((M)) \frac{1}{r} \rightarrow CR$				5	
					11	1	$(R1)_r \div ((M + (R2))) \frac{1}{r} \rightarrow CR$				5	
Compare characters register / register	-	CCR	1	1101	01	1	$(R1)_r \div ((R2)) \frac{1}{r} \rightarrow CR$				3	R1 = 1111: System M
Compare character with constant	-	CCK	1	1101	01	1	$(R1)_r \div KLI \rightarrow CR$	4)	-		3	R1 = 1111: system M
Compare words	CW	CW	1	1101	10	0	$(R1) \div (M) \rightarrow CR$		7		3	R1 = 1111: System M
					10	0	$(R1) \div (M + (R2)) \rightarrow CR$		7		3	
					11	0	$(R1) \div ((M)) \rightarrow CR$		9		4	
					11	0	$(R1) \div ((M + (R2))) \rightarrow CR$		9		4	
Compare words register / register	CW	CWR	1	1101	00	n.s.	$(R1) \div (R2) \rightarrow CR$		4	1	1	R1 = 1111: System M
					01	0	$(R1) \div ((R2)) \rightarrow CR$		5		2	
Compare word with constant	CW	CWK	1	1101	01	0	$(R1) \div KL \rightarrow CR$		5		2	R1 = 1111: system M

name (alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	execution time in cycles ⁶⁾			remarks	
	P850/55/60								P850	P855/60			
	m.e.	l.c.							m.c.				
Control Input/output	CT	CIO	0	1000	-	-	Start (bit 9=1) or stop (bit 9=0) any I/O operation	5)	4	3	bit 8=1 system mode		
Double	-	DV	1	1001	10	0	$(A1, A2) / (M) \rightarrow$ <u>quotient</u> A2 <u>remainder</u> A1	}	-	10.5	3		
					10	0	$(A1, A2) / (M+(R2)) \rightarrow$ A2 A1		-	10.5	3		
					11	0	$(A1, A2) / ((M)) \rightarrow$ A2 A1		-	10.5	4		
					11	0	$(A1, A2) / ((M+(R2))) \rightarrow$ A2 A1		-	10.5	4		
Wide by constant	-	DVK	1	1001	01	0	$(A1, A2) / KL$ <u>quotient</u> A2 <u>remainder</u> A1	}	-	10.5	2		
Wide registers/registers	-	DVR	1	1001	00	0	$(A1, A2) / (R2) \rightarrow$ A2 A1		-	11.5	1		
Wide registers/registers	-	DVR	1	1001	01	0	$(A1, A2) / ((R2)) \rightarrow$ A2 A1		-	10.5	2		
Double Add	-	DA	1	1010	10	0	$(M, M+1) + (A1, A2) \rightarrow$ A1, A2		2)	-	1	4	
					10	0	$(M+(R2), M+(R2)+1) + (A1, A2) \rightarrow$ A1, A2		-	1	4		
					11	0	$((M), (M)+1) + (A1, A2) \rightarrow$ A1, A2	-	1	5			
					11	0	$((M+(R2)), (M+(R2)+1) + (A1, A2) \rightarrow$ A1, A2	-	1	5			
Double add registers/registers	-	DAR	1	1010	00	0	$(R2, R2+1) + (A1, A2) \rightarrow$ A1, A2	}	-	3	1		
					01	0	$((R2), (R2+1)) + (A1, A2) \rightarrow$ A1, A2		-	1	3		
Wide add with constant	-	DAK	1	1010	01	0	$KL + (A1, A2) \rightarrow$ A1, A2	}	-	1	3		
Double subtract	-	DS	1	1011	10	0	$(A1, A2) - (M, M+1) \rightarrow$ A1, A2		-	1	4		
					10	0	$(A1, A2) - (M+(R2), M+(R2)+1) \rightarrow$ A1, A2	-	1	4			

name (in alphabetical order)	mnemonic		format	OP-code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks
	P850	P855/60							m.c.	l.c.	m.c.	
Double right arithmetic shift	-	DRA	0	0111	-	-			$(1.5 + \frac{A}{2})$	1	bits 8-10: 001	
Double right circular shift	-	DRC	0	0111	-	-		1)	$(1.5 + \frac{A}{2})$	1	bits 8-10: 111	
Double right logical shift	-	DRL	0	0111	-	-			$(1.5 + \frac{A}{2})$	1	bits 8-10: 011	
Enable interrupt		EN	7)	ENB	0	0101	machine status = "permit interrupt"	3)	4	1	1	bits 8-15: 01000000
exchange characters register		EC	register/	ECR	1	1100	$(R2)_r \rightarrow (R1)_r, (R1)_r \rightarrow (R2)_r$		5	1	1	R1=1111: System mode
Exclusive OR	X	XR			0110	10	$(R1) \oplus (M) \rightarrow R1$		7		3	R1=1111: System mode
						10	$(R1) \oplus (M) \rightarrow M$		8		4	
						10	$(R1) \oplus (M + (R2)) \rightarrow R1$		7		3	
						10	$(R1) \oplus (M + (R2)) \rightarrow M + (R2)$		8		4	
						11	$(R1) \oplus ((M)) \rightarrow R1$		9		4	
						11	$(R1) \oplus ((M)) \rightarrow (M)$	1)	10		5	
						11	$(R1) \oplus ((M + (R2))) \rightarrow R1$		9		4	
						11	$(R1) \oplus ((M + (R2))) \rightarrow (M + (R2))$		10		5	






name <i>(in alphabetical order)</i>	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	execution time in cycles ⁶⁾			remarks	
	P850/55/60								P850	P855/60			
	m.c.	l.c.							m.c.	l.c.	m.c.		
Exclusive OR register/register	X	XRR	1	0110	00	0	$(R1) \oplus (R2) \rightarrow R1$	1)	4	1	2	$R1=1111$: System mode	
						01	$(R1) \oplus ((R2)) \rightarrow R1$		5		2		
						01	$(R1) \oplus ((R2)) \rightarrow R2$		6		3		
Exclusive OR with constant	XK	XRK	0	0110	-	-	$(R3)_{8-15} \oplus K \rightarrow R3_{8-15}$	3)	4	1	1	short; $R1=1111$: system mode	
						X	XRKL		1	01	0		$(R1) \oplus K_L \rightarrow R1$
Halt	H	HLT	0	0100	-	-	machine \rightarrow "halt" mode	3)	4	1	1	wits 8-15: 0(111111); system mode	
Increment Memory	IM	IM	1	0010	10	1	$(M)+1 \rightarrow M$	2)	8		4	wits 5-8: 0000	
						10	$(M+(R2))+1 \rightarrow M$		8		4		
						11	$((M+))+1 \rightarrow M$		10		5		
						11	$((M)+(R2))+1 \rightarrow (M+(R2))$		10		5		
Increment memory/ register	IM	IMR	1	0010	01	1	$((R2))+1 \rightarrow R2$	3)	6		3	wits 5-8: 0000	
Inhibit interrupt	IH	INH	0	0100	-	-	machine status = "prohibit all interrupts except power failure"	3)	4	1	1	wits 8-15: 10(111111) system mode	
Input to register	IN	INR	0	1001	-	-	word/character from device $\rightarrow R3$	5)	4		3	wit 8=0; system mode	
Link to monitor	LM	LKM	0	0101	-	-	user mode \rightarrow system mode	3)	4	1	1	wits 8-15: 0000010	
Load character	LC	LC	1	1100	10	0	$(M)_{4R} \rightarrow R_{4R}$	3)	7		3	$R1=1111$: system mode	
						10	$(M+(R2))_{4R} \rightarrow R_{4R}$		7		3		$R1$ must be $\neq 0$
						11	$((M))_{4R} \rightarrow R_{4R}$		9		4		
						11	$((M+(R2)))_{4R} \rightarrow R_{4R}$		9		4		

name (in alphabetical order)	mnemonic		format	OP-code	mode	L/S (0/1) bit	function	condition register	execution time in cycles			remarks
	P850/55/60								P850	P855/60		
	m.c.	l.c.							m.c.	l.c.	m.c.	
load character/constant	TC	LCK	1	1100	01	0	$KL_n \rightarrow R1_n$	3)	5		2	R1=1111: system mode
load character/register	TC	LCR	1	1100	01	0	$((R2))_{4n} \rightarrow R1_n$		5		2	R1=1111: system mode
load constant	LK	LDK	0	0000	-	-	$K \rightarrow R3_{8-15}, 0 \rightarrow R3_{0-7}$		4	1	1	short; R1=1111: system mode
	TW	LDKL	1	0000	01	0	$KL \rightarrow R1$		5		2	long; " " "
Load register	TW	LDR	1	0000	10	0	$(M) \rightarrow R1$		7		3	R1=1111 system mode
					10	0	$(M+(R2)) \rightarrow R1$		7		3	
					11	0	$((M)) \rightarrow R1$		9		4	
					11	0	$((M+(R2))) \rightarrow R1$		9		4	
load register/register	TW	LDR	1	0000	00	n.s.	$(R2) \rightarrow R1$		4	1	1	R1=1111: system mode
					01	0	$((R2)) \rightarrow R1$		5		2	
					01	0	$(A15)+2 \rightarrow A15, ((A15)) \rightarrow R1$	6	1	2	system mode	
logical AND	I	AN	1	0100	10	0	$(R1) \wedge (M) \rightarrow R1$	1)	7		3	R1=1111: system mode
					10	1	$(R1) \wedge (M) \rightarrow M$		8		4	
					10	0	$(R1) \wedge (M+(R2)) \rightarrow R1$		7		3	
					10	1	$(R1) \wedge (M+(R2)) \rightarrow M+(R2)$		8		4	
					11	0	$(R1) \wedge ((M)) \rightarrow R1$		9		4	
					11	1	$(R1) \wedge ((M)) \rightarrow (M)$		10		5	
					11	0	$(R1) \wedge ((M+(R2))) \rightarrow R1$		9		4	
					11	1	$(R1) \wedge ((M+(R2))) \rightarrow (M+(R2))$		10		5	
Logical AND register/register	I	ANR	1	0100	00	0	$(R1) \wedge (R2) \rightarrow R1$		4	1	1	R1=1111: system mode
					01	0	$(R1) \wedge ((R2)) \rightarrow R1$		5		2	

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	EXECUTION time in cycles			remarks	
	P85055/60								P850		P855/60		
	m.c.	l.c.							m.c.	l.c.	m.c.		
Logical AND	IK	ANK	0	0100	-	-	$(R1) \wedge (R2) \rightarrow R2$		6		3		
with constant	I	ANKL	1		01	0	$(R3)_{8-15} \wedge K \rightarrow R3_{8-15}$ $(R1) \wedge KL \rightarrow R1$		4	1	1	short; R1=1111: system mod.	
Logical OR	U	OR	1	0101	10	0	$(R1) \vee (M) \rightarrow R1$		7		3	R1=1111: system mod.	
					10	1	$(R1) \vee (M) \rightarrow M$		8		4		
					10	0	$(R1) \vee (M+(R2)) \rightarrow R1$		7		3		
					10	1	$(R1) \vee (M+(R2)) \rightarrow M+(R2)$		8		4		
					11	0	$(R1) \vee ((M)) \rightarrow R1$		9		4		
					11	1	$(R1) \vee ((M)) \rightarrow (M)$		10		5		
					11	0	$(R1) \vee ((M+(R2))) \rightarrow R1$	1)	9		4		
					11	1	$(R1) \vee ((M+(R2))) \rightarrow (M+(R2))$		10		5		
Logical OR register/register	U	ORR	1	0101	00	0	$(R1) \vee (R2) \rightarrow R1$		4	1	1	R1=1111: system mod.	
					01	0	$(R1) \vee ((R2)) \rightarrow R1$		5		2		
					01	1	$(R1) \vee ((R2)) \rightarrow (R2)$		6		3		
Logical OR with constant	UK	ORK	0	0101	-	-	$(R3)_{8-15} \vee K \rightarrow R3_{8-15}$		4	1	1	short; R1=1111: system mod.	
	U	ORKL	1		01	0	$(R1) \vee KL \rightarrow R1$		5		2	long;	
Multiple load	-	ML	1	0111	10	0	$(M) \dots (M+n) \rightarrow A1 \dots An$		-		*	* $3+(n-1)$ wts 5-8.	
					10	0	$(M+(R2)) \dots (M+(R2)+n) \rightarrow A1 \dots An$		-		*		
					11	0	$((M)) \dots ((M)+n) \rightarrow A1 \dots An$		-		**	** $4+(n-1)$	
					11	0	$((M+(R2))) \dots ((M+(R2))+n) \rightarrow A1 \dots An$		-		-	n=1111: system mod.	

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks			
	P850/55/60								P855/60						
	m.c.	l.c.							m.c.	l.c.					
Multiple load / constant	-	MLK	1	0111	01	0	$KL1, KL2, \dots, KL_n \rightarrow A1, A2, \dots, A_n$	-	-	n+1	n=1111: system mode				
Multiple load / register	-	MLR	1	0111	01	0	$((R2)) \rightarrow A1; ((R2)+2) \rightarrow A2; \dots;$ $((R2) + 2n-2) \rightarrow A_n$	-	-	n+1	n=1111: system mode bits 5-8: n.				
							$(A15) + 2n \rightarrow A15; ((A15)) \rightarrow A1;$ $((A15)-2) \rightarrow A2; \dots;$ $((A15) - 2n+2) \rightarrow A_n$					-	1	n+1	system mode, bits 5-8: n
Multiple store	-	MS	1	0111	10	1	$A1 \dots A_n \rightarrow M \dots M+n$	-	n	2+n	n=1111: system mode				
						1	$A1 \dots A_n \rightarrow M+(R2) \dots M+(R2)+n$					n	2+n	bits 5-8: n	
						1	$A1 \dots A_n \rightarrow (M) \dots (M)+n$					n	2+n		
						1	$A1 \dots A_n \rightarrow (M+(R2)) \dots (M+(R2))+n$					n	2+n		
Multiple store / register	-	MSR	1	0111	01	1	$(A1) \rightarrow (R2); (A2) \rightarrow (R2)+2;$ $\dots; (A_n) \rightarrow (R2) + 2n-2$	3)	n	n+1	n=1111: System mode bits 5-8: n				
							$(A1) \rightarrow (A15); (A2) \rightarrow (A15)-2n+2;$ $\dots; (A_n) \rightarrow (A15) - 2n+2;$ $(A15) - n \rightarrow (A15)$					n	n+1	pointer 128; stack overflow bits 5-8: n; system mode	
Multiply	-	MU	1	1000	10	0	$(A2) \times (M) \rightarrow A1, A2$	-	-	8.5	3				
						0	$(A2) \times (M+(R2)) \rightarrow A1, A2$						8.5	3	
						0	$(A2) \times ((M)) \rightarrow A1, A2$						8.5	4	
						0	$(A2) \times ((M+(R2)))$						8.5	4	
Multiply registers/ registers	-	MUR	1	1000	00	0	$(A2) \times (R2) \rightarrow A1, A2$	-	-	9.5	1				
						0	$(A2) \times ((R2)) \rightarrow A1, A2$						8.5	2	

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks
	P850/P855/60								P850	P855/60		
	m.c.	l.c.							m.c.	l.c.	m.c.	
Multiply with constant	-	MUL	1	1000	01	0	$(A_2) \times KL \rightarrow A_1, A_2$	2)	-	8.5	2	
One's complement	C1	C1	1	1111	10	0	$(\overline{M}) \rightarrow R_1$	D)		7	3	R1 = 1111: system mode
					10	1	$(\overline{M}) \rightarrow M$			8	4	
					10	0	$\overline{(M + (R_2))} \rightarrow R_1$			7	3	
					10	1	$\overline{(M + (R_2))} \rightarrow M + (R_2)$			8	4	
					11	0	$\overline{((M))} \rightarrow R_1$			9	4	
					11	1	$\overline{((M))} \rightarrow (M)$			10	5	
					11	0	$\overline{((M + (R_2)))} \rightarrow R_1$			9	4	
					11	1	$\overline{((M + (R_2)))} \rightarrow (M + (R_2))$		10	5		
One's complement register/register	C1	C1R	1	1111	00	n.s.	$(\overline{R_2}) \rightarrow R_1$	E)		4	1	when L/S bit = 0,
					01	0	$\overline{((R_2))} \rightarrow R_1$			5	2	R1 must be $\neq 0$;
					01	1	$\overline{((R_2))} \rightarrow (R_2)$			6	3	R1 = 1111: system mode
Output from register	OT	OTR	0	1000	-	-	word/character from R3 \rightarrow device	F)		4	3	bit 8 = 0: system mode
read channel address	-	RCA	0	1001	-	-	channel number causing MIBB interrupt request \rightarrow R3			-	3	bits 8-15: 0100000 system mode
read interrupt lines	RL	RIL	0	1001	-	-	state interrupt lines \rightarrow R3			4	2	1 bits 8-15: 00000000 system mode
Relative backwards conditional branch	RB	RB	0	1010	-	0	$(P) - \text{displ.} \rightarrow P$ (branch effective) $(P) \rightarrow P$ (no branch)	G)		4	1	1 bits 5-7: condition
										3	1	1 bits 8-14: displ.; bits 15: n.s.

name (in alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks	
	P850/P855/60								P850	P855/60			
									m.c.	l.c.	m.c.		
Relative forward Conditional branch	RF	RF	0	1010	-	0	$(P) + displ. \Rightarrow P$ (branch effective) $(P) \rightarrow P$ (no branch)	3)	4	1	1	bits 5-7: condition bits 8-14: displ; bit 15: n.s.	
Reset internal interrupt	RI ⁷⁾	RIT	0	0100	-	1	to clear internal interrupt bits		4	1	1	bits 8, 9, 15: 1, bits 10-14; D.A; mod system	
Return from Function	RT	RTN	1	1110	01	0	$(R2) + 4 \rightarrow R2$; $((R2)) \rightarrow P$; $((R2) - 2) \rightarrow PSW$	*	9	1	3	* reloaded from stack; R2 = 1111: System mod	
Send status	SS ⁷⁾	SST	0	1001	-	-	status character/word from device $\rightarrow R3$	5)	4		3	bits 8-9: 11; system	
Set mode	-	SMID	0	0101	-	-	system mode \rightarrow user mode	3)	-	1	1	bits 8-15: 0000000	
Single left and normalize shift	-	SLN	0	0111	-	-	0 1 15 		-	$(1.5 + \frac{A}{2})$	1		bits 8-10: 100; bits 11-14: R2; bit 15: n.
Single left arithmetic shift	-	SLA	0	0111	-	-	0 1 15 	2)	-	$(1.5 + \frac{A}{2})$	1		bits 8-10: 000
Single left arithmetic shift (1 position)	LA	SLAI	0	0111	-	-	0 1 15 		4	1	1	bits 8-10: 000; bits 11-15: 00001	
Single left circular shift	-	SLC	0	0111	-	-	0 1 15 	1)	-		*		bits 8-10: 110 * $(2 + \frac{1}{2} + \frac{1}{2})$
Single left logical shift	-	SLL	0	0111	-	-	0 1 15 		-	$(1.5 + \frac{A}{2})$	1		bits 8-10: 010

name (alphabetical order)	mnemonic		for- mat	OP- code	mode		function	condition register	time in cycles 6)			remarks
	P850/55/60				L/S (O/L) bit				P850	P855/60		
									m.c.	l.c.	m.c.	
Single left logical shift (1 position)	LL	SLL1	0	0111	-	-		1)	4	1	1	bits 8-10: 010; bits 11-15: 00001
Single right and normalize shift	-	SRN	0	0111	-	-		3)	-	$(15 + \frac{A}{2})$	1	bits 8-10: 101 bits 11-14: R2; bit 15: A.S
Single right arithmetic shift	-	SRA	0	0111	-	-		-	-	$(15 + \frac{A}{2})$	1	bits 8-10: 001
Single right arithmetic shift (1 position)	RA	SRA1	0	0111	-	-		1)	4	1	1	bits 8-10: 001; bits 11-15: 00001
Single right circular shift	-	SRC	0	0111	-	-		-	-	$(15 + \frac{A}{2})$	1	bits 8-10: 111
Single right circular shift (1 position)	Rc	SRC1	0	0111	-	-		-	4	1	1	bits 8-10: 111; bits 11-15: 00001
Single right logical shift	-	SRL	0	0111	-	-		-	-	$(15 + \frac{A}{2})$	1	bits 8-10: 011
Store character	TC	SC	1	1100	10	1	$(R1)_r \rightarrow (M)_{r/L}$	-	8		4	$R1 = 1111$: system mode
					10	1	$(R1)_r \rightarrow (M + (R2))_{r/L}$	3)	8		4	$R1$ must be $\neq 0$
					11	1	$(R1)_r \rightarrow ((M))_{r/L}$		10		5	
					11	1	$(R1)_r \rightarrow ((M + (R2)))_{r/L}$		10		5	

name (alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks
									P855/60			
	P850	55/60							m.e.	l.c.	m.c.	
store character/register	TC	SCR	1	1100	01	1	$(R1)_n \rightarrow (R2)_{HL}$		6	1	3	R1=1111: system mod
store register	TW	ST	1	0000	10	1	$(R1) \rightarrow M$		8	1	3	R1=1111: system mod
						10	$(R1) \rightarrow M + (R2)$		8	1	3	
						11	$(R1) \rightarrow ((M))$	3)	10	1	4	
						11	$(R1) \rightarrow ((M + (R2)))$		10	1	4	
store register/register	TW	STR	1	0000	01	1	$(R1) \rightarrow (R2)$		6	1	2	R1=1111: system mod
						01	$(R1) \rightarrow (A15); (A15) - 2 \rightarrow A15$		6	1	2	if pointer 128 ₁₀ : Hackover
subtract constant	SH	SUK	0	0011	-	-	$(R3) - K \rightarrow R3$		4	1	1	short; R1=1111: system mo
			1			01	0	$(R1) - HL \rightarrow R1$		5	2	long; " "
subtract register/register	SU	SUR	1	0011	00	n.s.	$(R1) \div (R2) \rightarrow R1$		4	1	1	when L/S bit = 1, R1 must
						01	0	$(R1) - ((R2)) \rightarrow R1$		5	2	be $\neq 0$; R1=1111:
						01	1	$(R1) - ((R2)) \rightarrow (R2)$		6	3	System mode
subtract word	SU	SU	1	0011	10	0	$(R1) - (M) \rightarrow R1$	2)	7	3	3	R1=1111: system mode
						10	1	$(R1) - (M) \rightarrow M$		8	4	when L/S bit = 1,
						10	0	$(R1) - (M + (R2)) \rightarrow R1$		7	3	R3 must be $\neq 0$
						10	1	$(R1) - (M + (R2)) \rightarrow M + (R2)$		8	4	
						11	0	$(R1) - ((M)) \rightarrow R1$		9	4	
						11	1	$(R1) - ((M)) \rightarrow (M)$		10	5	
						11	0	$(R1) - ((M + (R2))) \rightarrow R1$		9	4	
						11	1	$(R1) - ((M + (R2))) \rightarrow (M + (R2))$		10	5	

name (alphabetical order)	mnemonic		for- mat	OP- code	mode	L/S (0/1) bit	function	condition register	time in cycles			remarks	
	P850/55/60								P850	P855/60			
									m.c.	l.c.	m.c.		
Test mask	I	TM	1	0100	00	1	$[(R1) \wedge (R2) \div 0 \rightarrow CR$	1)	4	1	1	R1=1111: system mod	
Test not mask	U	TNM	1	0110	00	1	$[(R1) + (R2) \div 0 \rightarrow CR$		4	1	1	" " "	
Test status	TS ⁷⁾	TST	0	1001	-	-	test DCU "ready state"	5)	4		3	bits 8-9: 10; system m	
Two's complement	C2	C2	1	0011	10	1	$0 - (M) \rightarrow M$		8		4	bits 5-8: 0000	
					10	1	$0 - (M + (R2)) \rightarrow M + (R2)$	8		4			
					11	1	$0 - ((M)) \rightarrow (M)$	2)	10		5		
					11	1	$0 - ((M + (R2))) \rightarrow (M + (R2))$		10		5		
Two's complement/ register	CR	C2R	1	0011	01	1	$0 - ((R2)) \rightarrow (R2)$		6		3	bits 5-8: 0000	
Write interrupt mask	WM ⁷⁾	WIM	0	1000	-	-	$(R3) \rightarrow$ mask register	3)	4	2	1	bits 8-15: 000000 system mode	
Write mask protection	-	WMP	0	1000	-	-	$(R3) \rightarrow$ M.P. key register		-	2	1		bits 8-15: 01000000 system mode
Write mask protection #2		WM2	0	1000	-	-	$(R3) \rightarrow$ M.P. key register		-	2	1		bits 8-15: 11000000 system mode

Condition register

- 1)
CR=0 if result = 0
1 if result > 0
2 if result < 0

- 2)
CR=0 if result = 0
1 if result > 0
2 if result < 0
3 if overflow

- 3)
CR unchanged

- 4)
CR=0 if a = b
1 if a > b
2 if a < b

- 5)
CR=0 if command accepted
1 if command not accepted
3 if device address unknown

6)

Execution times in microseconds

	P850	P855	P860
mc (memory cycle)	1.6	1.2	0.84
lc (logic cycle)	-	0.72	0.72

7)

Mnemonics are not recognized by the Assembler.

Memory protection

If a certain bit is set, the corresponding memory area is protected.


MK1

bit	memory area
15	0000 - 07FE
14	0800 - 0FFE
13	1000 - 17FE
12	1800 - 1FFE
11	2000 - 27FE
10	2800 - 2FFE
9	3000 - 37FE
8	3800 - 3FFE
7	4000 - 47FE
6	4800 - 4FFE
5	5000 - 57FE
4	5800 - 5FFE
3	6000 - 67FE
2	6800 - 6FFE
1	7000 - 77FE
0	7800 - 7FFE

MK2

bit	memory area
15	8000 - 87FE
14	8800 - 8FFE
13	9000 - 97FE
12	9800 - 9FFE
11	A000 - A7FE
10	A800 - AFFE
9	B000 - B7FE
8	B800 - BFFE
7	C000 - C7FE
6	C800 - CFFE
5	D000 - D7FE
4	D800 - DFFE
3	E000 - E7FE
2	E800 - EFFE
1	F000 - F7FE
0	F800 - FFFE

Program Status Word P850-55-60





Dedicated Memory Locations

Hexa address


0	Bootstrap
3E	
40	Interrupt routine address (levels 0-31)
7E	
	Common interrupt line
84	
	Multiplex control words
BE	
C0	Interrupt routine addresses (levels 32-47)
DE	
EO	Stack overflow
FE	
100	Overflow ↑ Interrupt location stack area

MUX Control Words

1st word



2nd word



If word transfer, bit 15 must be zero.

Memory Clear Program

This program puts the contents of A2 in the memory location X'40' upto the address given in A3.

<u>P850</u>					<u>P855/P860</u>				
0	824D	TW	A2,DA,A3,S		0	L1	DATA	0	
2	0000				2		ST	A2,L1,A3	
4	1B02	SK	A3,2						
6	5C08	RB	4,8		6		SUK	A3,2	
8	207F	HALT			8		RB(4)	L1+2	
					A		HLT		

This program puts the contents of A1 in the memory locations /4C upto the address given in A3.

<u>P850</u>					<u>P855/P860</u>				
40	024C	LK	A2,/4C				LDK	A2,/4C	
42	8129	TW	A1,RA,A2,S		LAB		STR	A1,A2	
44	1202	AK	A2,2				ADK	A2,2	
46	EA0C	CW	A2,RR,A3				CWR	A2,A3	
48	5A08	RB	2,8				RB(2)	LAB	
4A	207F	DATA	/207F				HLT		
4C									

Bootstrap P860 (8x8)

ca- on	Hexadecimal code	Source statement	Comments
		IDENT BOOT	
		* BOOTSTRAP FOR 8+8 FORMAT FROM PTR(/20)	
		* BOOTSTRAP FOR P850/855/860	
		* BEFORE STARTING SET REGISTERS : A3 = 1 (ASR ONLY)	
		* A1 = 0	
		* A0 = 0	
		* USING IPL LOCATION /3A MUST BE 8F02 (=ABR A8)	
	PTR	EQU /20	
	S	EQU 1	
000	20BF	INH	
002	43E0	CIO A3,S,PTR	
004	4A20	INR A2,0,PTR	
006	5C04	RB(4) *-2	
008	227F	ANK A2,7F	
00A	5808	RB(0) *-6	LOOP TILL RUB OUT
00C	0100	LDK A1,0	
00E	0402	LDK A4,2	A4 : FLAG FOR LENGTH, BASE OR CODE
010	0602	LDK A6,2	
012	E508	ECR A5,A2	
014	4A20	INR INR A2,0,PTR	
016	5C04	RB(4) *-2	
018	1E01	SUK A6,1	
01A	590A	RB(1) INR-2	
01C	9508	ADR A5,A2	
01E	1C01	SUK A4,1	
020	5006	RF(0) **8	ADDR
022	520C	RF(2) **14	CODE
024	8714	LDR A7,A5	A7 : LENGTH
026	5F18	RB INR-4	
028	8314	LDR ADDR A3,A5	A3 : BASEADDR
02A	1502	ADK A5,2	
02C	8094	LDR A8,A5	A8 : STARTADDRESS IPL
02E	5F26	RB INR-4	
030	B114	XRR CODE A1,A8	
032	1302	ADK A3,2	
034	8520	STR A5,A3	
036	1F01	SUK A7,1	
038	5C2A	RB(4) INR-4	
03A	207F	HLT	
		END	

Ø = cijfer nul
0 = hoofdletter o

Bootstraps P850 ASR, PTR (4x4)

Location	Hexadecimal code	Source Statements	Comments
0000	20BF 42C1* 4A01*	[IH] [CT] [IN]	INHIBIT INTERRUPTS START DEVICE READ TAPEFEED OR FIRST CHARACTER
	5C04	RB 4,4	IF NOT ACCEPTED TRY AGAIN
0008	227F 5808 8320 FFFC	IK A2,/7F RB 0,8 TW A3,RA,P DATA -4	TAKE ONLY SEVEN BITS IF ZERO, SKIP TAPEFEED SET INDICATOR .NEXT WORD IS LENGTH
0010	0604 4A01* 5C04	LK A6,4 [IN] RB 4,4	NEW WORD: CHARACTER COUNT READ NEXT CHARACTER IF NOT ACCEPTED, TRY AGAIN
0018	220F 3D41 3D41 3D41 3D41	IK A2,15 LL A5 LL A5 LL A5 LL A5	TAKE ONLY LAST 4 BITS. MAKE ROOM IN A5
0020	9508 1E01 5C14 1302 5006	AD A5,RR,A2 SK A6,1 RB 4,/14 AK A3,2 RF 0,6	INSERT NEW TETRAD DECREASE WORD COUNT IF NOT LAST WORD, READ NEXT ELSE INCREASE INDICATOR. IF INDICATOR ZERO, WORD IS START ADDRESS
0028	5108 8714 5F20	RF 1,8 TW A7,RR,A5 RB 7,/20	IF POSITIVE, STORE CODE LENGTH IN A7 READ NEXT WORD
0030	8314 5F24 B114 852D	TW A3,RR,A5 RB 7,/24 X A1,RR,A5 TW A5,RR,A3,S	REPLACE INDICATOR BY CURRENT WORD-ADDRESS READ NEXT WORD SUMCHECK STORE NEXT CODE WORD
0038	1F01 5C2C 4281* 207F	SK A7,1 RB 4,/2C CT HT END	DECREASE LENGTH IF NOT ZERO, GO ON. CT STOP HALT END

In this example the input device address is 1, and the absolute code is input via register A2.

Before the bootstrap is loaded the following values must be placed in the first three registers:

P-register 0
A1 0
A2 1

Key

[] Pseudo-mnemonic.


*) code word includes a device address, which may have to be altered for different installations.

P850/P855/P860 OBJECT CODE FORMAT

Program identification

IDENT - program name - line feed - X off - carriage return.


Code cluster



= 0: address is absolute
= 1: address is relative

P855/P860 only

END/START cluster



= 0: start address absolute
= 1: start address relative

even number of characters

indicates number of errors in binary

P855/P860 OBJECT CODE FORMAT

Entry point names cluster


1		word count
NC (=4)	n.s.	N
⁰ 2 A		M
⁰ 2 E		0 ————— 0
NC (=1)	n.s.	E
NC (=3)	n.s.	E
⁰ 2 N		T

NC = number of characters of entry point name
n.s. = not significant

External Reference names cluster

Same format as "Entry point names cluster".

COMMON data cluster



NC = number of characters of the symbol (3 bits)
n.s. = not significant.



Internal modification cluster

4	word count
RBK: relocation bits key	
ADDR: address 0	R
code word 0	
ADDR: address 1	R
code word 1	
ADDR: address i	R
code word i	

= 0: address absolute
 = 1: address relative

maximum number
 of code words: 16

Entry point definition cluster




5	word count
NC(=4)  R S	N
0 2 3 4 5 6 7 A	M
E	0 0
VALUE	
NC(=1)  R S	N
0 2 3 4 5 6 7 VALUE	

NC = number of characters of entry point name
 R = 0 : absolute entry point
 = 1 : relative entry point
 S = 1 if entry point name = internal symbol table name.

Common length definition cluster

Same format as "Entry point definition cluster".

Backpanel P850 basic cabinet



























































* In Extended cabinet

57


Backpanel P860 basic cabinet



TORO






indication of location:







1






2



3



4




Control Units

Status flip-flops

	FO	F1
INCT	0	0
EX	0	1
EXCH	1	1
WST	1	0

Changing the device address

The device address on a C.U. card may be altered by means of jumpers.



Example for device address 0001.

C.U. Status Word Configuration

Bit	Description	CU								
		ASR	CR	DU	LP	TP	PTR	CASS Tape	PLOT	
0	—									
1	has been unready			x				x		
2	—									
3	tape mark has been read							x		
4	—									
5	on cylinder			x						
6	seek error			x						
	write unable							x		
7	A or B side							x		
8	Dev. Addr.							x		
9	"			x				x		
10	EOT						x	x		
	tape low					x				
11	Progr. error			x				x	x	
12	incorr. length		x	x				x		
	Y limit overpass								x	
13	Parity error							x		
	data fault		x	x						
14	throughput error	x	x	x			x	x		
15	not operable (only significant bit for TST)	x	x	x	x	x	x	x	x	

ASR I/O typewriter
 CR card reader
 DU disc unit
 LP line printer
 TP tape punch
 PTR punched tape reader
 CASS cassette tape
 tape
 PLOT plotter

Device					recognised command	Format	Meaning																																																						
PTR	CR	PLOT		LP		0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15																																																							
		PTP	ASR																																																										
x			x	x	TST	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td> <td>R3</td> <td>1</td><td>0</td> <td>DA</td> </tr> </table>	0	1	0	0	1	R3	1	0	DA	Test status DA = Device Address R3 = reg into which status is loaded see status CU for contents R3 reg.																																													
0	1	0	0	1	R3	1	0	DA																																																					
x	x	x	x	x	CIO start (read a card for CR)	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td> <td>R3</td> <td>1</td><td>1</td> <td>DA</td> </tr> <tr> <td colspan="7"></td> <td>15</td> <td></td> </tr> <tr> <td colspan="8">Reg. indicated in R3</td> <td></td> </tr> </table>	0	1	0	0	0	R3	1	1	DA								15		Reg. indicated in R3									R3 only significant for ASR Start input bit 15 = 1 start input bit 15 = 0 start output																											
0	1	0	0	0	R3	1	1	DA																																																					
							15																																																						
Reg. indicated in R3																																																													
x	x	x	x	x	CIO stop	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td> <td>R3</td> <td>1</td><td>0</td> <td>DA</td> </tr> </table>	0	1	0	0	0	R3	1	0	DA	Stop input R3 not significant																																													
0	1	0	0	0	R3	1	0	DA																																																					
x	x		x		INR	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td> <td>R3</td> <td>0</td><td>X</td> <td>DA</td> </tr> </table>	0	1	0	0	1	R3	0	X	DA	Input to register indicated in R3 field. X: no significance																																													
0	1	0	0	1	R3	0	X	DA																																																					
x	x	x	x	x	SST	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>1</td> <td>R3</td> <td>1</td><td>1</td> <td>DA</td> </tr> </table>	0	1	0	0	1	R3	1	1	DA	Send status The status word of the control unit is sent to the register indicated in R3 field																																													
0	1	0	0	1	R3	1	1	DA																																																					
		X	X	X	OTR	<table border="1"> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>0</td> <td>R3</td> <td>0</td><td>X</td> <td>DA</td> </tr> <tr> <td colspan="8">format control character</td> <td></td> </tr> <tr> <td colspan="8"></td> <td>8 9 10 11 12 13 14 15</td> </tr> <tr> <td colspan="8"></td> <td>1 1 X 0 Chan.Nr</td> </tr> <tr> <td colspan="8"></td> <td>8 9 10 11 12 13 14 15</td> </tr> <tr> <td colspan="8"></td> <td>1 1 X 1 Nr.of lines</td> </tr> </table>	0	1	0	0	0	R3	0	X	DA	format control character																	8 9 10 11 12 13 14 15									1 1 X 0 Chan.Nr									8 9 10 11 12 13 14 15									1 1 X 1 Nr.of lines	Output from the register indicated in R3 field to CU Advance till given channel Skip the given number of lines
0	1	0	0	0	R3	0	X	DA																																																					
format control character																																																													
								8 9 10 11 12 13 14 15																																																					
								1 1 X 0 Chan.Nr																																																					
								8 9 10 11 12 13 14 15																																																					
								1 1 X 1 Nr.of lines																																																					

3.26
43

Moving head disc CU (continued)

Recognised commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning											
SST	<p>0 1 5 8 12 15</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 20%;">0</td> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">0</td> <td style="width: 20%;">1</td> <td style="width: 20%;">R3</td> <td style="width: 20%;">1</td> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">X</td> <td style="width: 20%;">CUA</td> </tr> </table>	0	1	0	0	1	R3	1	1	0	X	CUA	<p>Exchange Status between CPU and CU CUA = CU address X = not significant R3 = specifies register into which status is sent (see status word)</p>
0	1	0	0	1	R3	1	1	0	X	CUA			
Stop command	<p>0 1 5 8 10 12 15</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 20%;">0</td> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">0</td> <td style="width: 20%;">0</td> <td style="width: 20%;">R3</td> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">D</td> <td style="width: 20%;">N</td> <td style="width: 20%;">CUA</td> </tr> </table>	0	1	0	0	0	R3	1	0	D	N	CUA	<p>Stop data transfer R3 = not significant DN = Device number CUA = CU address</p>
0	1	0	0	0	R3	1	0	D	N	CUA			
TST	<p>0 1 5 8 10 12 15</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">0</td> <td style="width: 20%;">1</td> <td style="width: 20%;">R3</td> <td style="width: 20%;">1</td> <td style="width: 20%;">0</td> <td style="width: 20%;">0</td> <td style="width: 20%;">X</td> <td style="width: 20%;">CUA</td> </tr> </table>	1	0	0	1	R3	1	0	0	X	CUA	<p>Test status of CU CUA = CU Address R3 indicates register into which status is exchanged.</p>	
1	0	0	1	R3	1	0	0	X	CUA				

Cassette tape CU


Recognised
commands

Format

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Meaning

TST



Test status
 CUA = CU address
 DN = Device number (00-11)
 R3 = indicating register into which
 status is exchanged
 see status

CIO Start



Start command
 CUA = CU address
 DN = Device number
 R3 = indicates register specifying
 the command.

R3 contents

bit number				Command
12	13	14	15	
0	0	0	0	Lock/unlock
0	0	0	1	Erase forward
0	0	1	0	Backwards space block
0	0	1	1	Forward " "
0	1	0	1	Write a block forward
0	1	1	1	Read " " "
1	0	0	0	Rewind at fast speed
1	0	1	0	Search tape mark backwards
1	0	1	1	" " " forward


24

Cassette tape CU (continued)

Recognised commands	Format 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Meaning							
CIO Stop	<p>0 1 5 8 10 12 15</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 25%;">0</td> <td style="width: 25%;">1</td> <td style="width: 25%;">0 0 0</td> <td style="width: 25%;">R3</td> <td style="width: 25%;">1 0</td> <td style="width: 25%;">X X</td> <td style="width: 25%;">C U A</td> </tr> </table>	0	1	0 0 0	R3	1 0	X X	C U A	<p>Stop transfer CUA = CU address DN = not significant Contents of register indicated in R3 X = not significant.</p>
0	1	0 0 0	R3	1 0	X X	C U A			
INR	<p>0 1 5 8 10 12</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 25%;">0</td> <td style="width: 25%;">1</td> <td style="width: 25%;">0 0 1</td> <td style="width: 25%;">R3</td> <td style="width: 25%;">0 X</td> <td style="width: 25%;">0 X</td> <td style="width: 25%;">C U A</td> </tr> </table>	0	1	0 0 1	R3	0 X	0 X	C U A	<p>Input to register DN = not significant R3 indicates register into which data is exchanged. X not significant</p>
0	1	0 0 1	R3	0 X	0 X	C U A			
OTR	<p>0 1 5 8 10 12</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 25%;">0</td> <td style="width: 25%;">1</td> <td style="width: 25%;">0 0 0</td> <td style="width: 25%;">R3</td> <td style="width: 25%;">0 X</td> <td style="width: 25%;">0 X</td> <td style="width: 25%;">C U A</td> </tr> </table>	0	1	0 0 0	R3	0 X	0 X	C U A	<p>Output from register DN = not significant X = not significant R3 indicates register from which the data is exchanged.</p>
0	1	0 0 0	R3	0 X	0 X	C U A			
SST	<p>0 1 5 8 10 12</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 25%;">0</td> <td style="width: 25%;">1</td> <td style="width: 25%;">0 0 1</td> <td style="width: 25%;">R3</td> <td style="width: 25%;">1 1</td> <td style="width: 25%;">0 X</td> <td style="width: 25%;">C U A</td> </tr> </table>	0	1	0 0 1	R3	1 1	0 X	C U A	<p>Send Status see status meaning for explanation of field see above</p>
0	1	0 0 1	R3	1 1	0 X	C U A			

Option Card (OPTI)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0



INTerrupt Mask wiring upto P850-26

Standard sequence interrupt mask bits

- Bit
- 0 PFAURE
 - 1 LKM
 - 2 RTC
 - 4 CP
 - 5 Cass. Tape
 - 6 PTR
 - 7 PTP
 - 8 ASR
 - 9 DISC
 - 10 LP
 - 11 CR
 - 12 CP

Interrupt mask bits	Pin location	Connected to
BMS KIL 00/	F 1A11	
BMS KIL 01/	F 1A14	
BMS KIL 02/	F 1A16	
BMS KIL 03/	F 1B16	
BMS KIL 04/	F 1B25	
BMS KIL 05/	F 1B17	
BMS KIL 06/	F 1B18	
BMS KIL 07/	F 1B22	
BMS KIL 08/	F 1A23	
BMS KIL 09/	F 1B28	
BMS KIL 10/	F 1A19	
BMS KIL 11/	F 1A20	
BMS KIL 12/	F 2B10	
BMS KIL 13/	F 1A28	
BMS KIL 14/	F 1A31	
BMS KIL 15/	F 2B09	

P855/P860

Standard interrupt signals	Pin location		
CFPF/	IM 1A16		
CFEM/	IM 1A17		
CFRF/	IM 2A27		
CFPI/	F 3B31		
CFCP/	F 4B04		
CFMIDB/	X 1A06		
PIL	CU 1A15		
CISMSK/	F 2A02		
Standard interrupt levels	Pin location	Dedicated memory address	Connected to
BIS 00/	F 2B12	/0040	PFAURE
BIS 01/	F 2B11	/0042	LKM
BIS 02/	F 2A12	/0044	RTC
BIS 03/	F 2A11	/0046	memory protection
BIS 04/	F 2A10	/0048	control panel
BIS 05/	F 2A09	/004A	cassette tape
BIS 06/	F 2A08	/004C	PTR
BIS 07/	F 2A07	/004E	PTP
Optional interrupt levels			
JIS 08/	IM 1A02	/0050	operator's typewriter
JIS 09/	IM 1A03	/0052	disc
JIS 10/	IM 1A04	/0054	line printer
JIS 11/	IM 1A05	/0056	card reader
JIS 12/	IM 1A06	/0058	magtape
JIS 13/	IM 1A07	/005A	
JIS 14/	IM 1A08	/005C	
JIS 15/	IM 1A09	/005E	
JIS 16/	IM 1A10	/0060	
JIS 17/	IM 1A11	/0062	

Optional interrupt levels	Pin location	Dedicated memory address	Connected to
KIS 18/	IM 2A05	/0064	
KIS 19/	IM 2A04	/0066	
KIS 20/	IM 2A03	/0068	
KIS 21/	IM 2A02	/006A	
KIS 22/	IM 2A01	/006C	
KIS 23/	IM 2B01	/006E	
KIS 24/	IM 2B02	/0070	
KIS 25/	IM 2B03	/0072	
KIS 26/	IM 2B04	/0074	
KIS 27/	IM 2B05	/0076	
KIS 28C/	IM 5A23	/0078	
KIS 29C/	IM 5A22	/007A	
KIS 30C/	IM 5A21	/007C	
KIS 31C/	IM 5A20	/007E	
LIS 32C/	IM 5A19	/00C0	
LIS 33C/	IM 5A18	/00C2	
LIS 34C/	IM 5A17	/00C4	
LIS 35C/	IM 5A16	/00C6	
LIS 36C/	IM 5A15	/00C8	
LIS 37C/	IM 5A14	/00CA	
LIS 38C/	IM 5A13	/00CC	
LIS 39C/	IM 5A12	/00CE	
LIS 40C/	IM 5A11	/00D0	
LIS 41C/	IM 5A10	/00D2	
LIS 42C/	IM 5A09	/00D4	
LIS 43C/	IM 5A08	/00D6	
LIS 44C/	IM 5A07	/00D8	
LIS 45C/	IM 5A06	/00DA	
LIS 46C/	IM 5A05	/00DC	
LIS 47C/	IM 5A04	/00DE	

P855/P860 Break levels

Level number	Pin location	Address on header connector E	Dedicated Multiplex address	Connected to
XBS 01	X 1A02	X 5A11	/0084 - /0086	
XBS 02	X 1B02	X 5A12	/0088 - /008A	
XBS 03	X 1B03	X 5A13	/008C - /008E	
XBS 04	X 1B04	X 5A15	/0090 - /0092	
WBS 05	X 1B05	X 5A17	/0094 - /0096	
WBS 06	X 1B06	X 5A14	/0098 - /009A	
WBS 07	X 1B07	X 5A16	/009C - /009E	
WBS 08	X 2B26	X 5A03	/00A0 - /00A2	
WBS 09	X 2B27	X 5A04	/00A4 - /00A6	
WBS 10	X 2B28	X 5A05	/00A8 - /00AA	
WBS 11	X 2B29	X 5A06	/00AC - /00AE	
WBS 12	X 2B30	X 5A07	/00B0 - /00B2	
WBS 13	X 1A05	X 5A08	/00B4 - /00B6	
WBS 14	X 1A04	X 5A09	/00B8 - /00BA	
WBS 15	X 1A03	X 5A10	/00BC - /00BE	


Note

Break level = device address.

Break is generated on c.u. 1A16.

Pin Board Cabling

Option Card S 307A (5111 199 93920)



signals into connector of
card OPTI

Signals into connector of
card OPTI



data systems

September 1972

A publication of

NV Philips-Electrologica

P.O. Box 245, Apeldoorn, Netherlands

Copyright © by NV Philips-Electrologica, 1972

5122 991 16901